Towards the Formal Verification of a Distributed Real-Time Automotive System NASA Formal Methods 2010

Christian Müller

Saarland University, Germany

04/15/2010



Background

Verisoft

- Verisoft
- pervasive verification


- Verisoft
- pervasive verification
- automatic emergency call system eCall

- Verisoft
- pervasive verification
- automatic emergency call system eCall
- inspired by FlexRay

- Verisoft
- pervasive verification
- automatic emergency call system eCall
- inspired by FlexRay
- implemented in ML

- Verisoft
- pervasive verification
- automatic emergency call system eCall
- inspired by FlexRay
- implemented in ML
- Verilog (Shadrin), FPGAs (Endres)

- Verisoft
- pervasive verification
- automatic emergency call system eCall
- inspired by FlexRay
- implemented in ML
- Verilog (Shadrin), FPGAs (Endres)
- electronic control units (ECUs) interconnected by a bus



Communication & Clock Synchronization

- time is split into rounds
- each round consists of n slots



Communication & Clock Synchronization

- time is split into rounds
- each round consists of n slots



- ECU is a sender or a receiver
- broadcast if *sender*, listen otherwise

Communication & Clock Synchronization

- time is split into rounds
- each round consists of n slots



- ECU is a sender or a receiver
- broadcast if sender, listen otherwise
- all ECUs should be aware of the current slot

Communication & Clock Synchronization


- time is split into rounds
- each round consists of n slots




- ECU is a sender or a receiver.
- broadcast if sender. listen otherwise
- all ECUs should be aware of the current slot
- synchronization is necessary (clock drift!)

Communication & Clock Synchronization


- time is split into rounds
- each round consists of n slots




- ECU is a sender or a receiver
- broadcast if sender, listen otherwise
- all ECUs should be aware of the current slot
- synchronization is necessary (clock drift!)



Automotive Real-Time SystemBus Controller



Automotive Real-Time System Bus Controller



 \forall real times t: $bus(t) = \bigwedge_{\forall ECU \ i} analogSendRegisterValue_i(t)$

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

Correctness Top Level Theorem

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

Proof Sketch.

1 low lever bit transmission

Correctness Top Level Theorem

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- bus correctness (induction on rounds)

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- 2 bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start
 - slots overlap

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- 2 bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start
 - slots overlap
 - \odot only senders produce bus activity \rightarrow no bus contention

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- low lever bit transmission
- 2 bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start
 - slots overlap
 - \odot only senders produce bus activity \rightarrow no bus contention
 - **4** after n slots ECUs are waiting \rightarrow bus is free

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- 2 bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start
 - slots overlap
 - \odot only senders produce bus activity \rightarrow no bus contention
 - **4** after n slots ECUs are waiting \rightarrow bus is free
 - 6 master ECU sends a synchronization

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- 2 bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start
 - slots overlap
 - 3 only senders produce bus activity \rightarrow no bus contention
 - **4** after n slots ECUs are waiting \rightarrow bus is free
 - master ECU sends a synchronization
 - **6** all ECUs recognize it (by 1) \rightarrow the next round is started

Theorem (Overall Transmission Correctness)

At the end of each slot, the receive buffer of all ECUs is equal to the send buffer of the sending ECU at the beginning of that slot.

- 1 low lever bit transmission
- bus correctness (induction on rounds)
 - ECUs execute fixed schedule after a round start
 - slots overlap
 - 3 only senders produce bus activity \rightarrow no bus contention
 - **4 a** after n slots ECUs are waiting \rightarrow bus is free
 - master ECU sends a synchronization
- 3 message transmission: send buffer bus receive buffer (1,2)



- Low level bit transmission correctness
 - proven by Schmaltz for two directly linked 1-bit registers with different clocks
 - receiver samples n of m sent bits, n < m

- Low level bit transmission correctness
 - proven by Schmaltz for two directly linked 1-bit registers with different clocks
 - receiver samples n of m sent bits, n < m
- Scheduler Correctness
 - proven by Boehm for three controllers (linked to master only)
 - after synchronization no slot boundaries within transmission

Correctness Our Progress

computation model of n ECUs

Background

Our Progress


- computation model of n ECUs
- interconnection by a bus

- computation model of n ECUs
- interconnection by a bus
- proof of the initialization routine

- computation model of n ECUs
- interconnection by a bus
- proof of the initialization routine
- used previous results to show the bus correctness*


Correctness Our Progress

- computation model of n ECUs
- interconnection by a bus
- proof of the initialization routine
- used previous results to show the bus correctness*
- future work
 - generalization of the bus architecture



Correctness Our Progress

- computation model of n ECUs
- interconnection by a bus
- proof of the initialization routine
- used previous results to show the bus correctness*
- future work
 - generalization of the bus architecture



message transmission

Challenges

• all proofs are done with Isabelle + NuSMV (Tverdyshev)

Challenges

- all proofs are done with Isabelle + NuSMV (Tverdyshev)
- integration / combination of proofs

Challenges

- all proofs are done with Isabelle + NuSMV (Tverdyshev)
- integration / combination of proofs
 - Low Level Bit Transmission Correctness

Scheduler Correctness

Challenges

- all proofs are done with Isabelle + NuSMV (Tverdyshev)
- integration / combination of proofs
 - Low Level Bit Transmission Correctness
 - ullet too strong assumptions (e.g. unnecessary $\forall s$)
 - Scheduler Correctness

Challenges

- all proofs are done with Isabelle + NuSMV (Tverdyshev)
- integration / combination of proofs
 - Low Level Bit Transmission Correctness
 - ullet too strong assumptions (e.g. unnecessary $\forall s$)
 - inconsistent assumptions (e.g. unbound variables)
 - Scheduler Correctness

Challenges

- all proofs are done with Isabelle + NuSMV (Tverdyshev)
- integration / combination of proofs
 - Low Level Bit Transmission Correctness
 - ullet too strong assumptions (e.g. unnecessary $\forall s$)
 - inconsistent assumptions (e.g. unbound variables)
 - Scheduler Correctness
 - semantics transformations (e.g., initialization)

Challenges

- all proofs are done with Isabelle + NuSMV (Tverdyshev)
- integration / combination of proofs
 - Low Level Bit Transmission Correctness
 - ullet too strong assumptions (e.g. unnecessary $\forall s$)
 - inconsistent assumptions (e.g. unbound variables)
 - Scheduler Correctness
 - semantics transformations (e.g., initialization)
- a complete formalization and implementation of the entire model before proofs would by VERY helpful!

Thank you!

Questions?